

PATENT ABSTRACTS OF JAPAN

(11)Publication number : 10-290399  
(43)Date of publication of application : 27.10.1998

(51)Int.Cl. H04N 5/335


(21)Application number : 09-096285 (71)Applicant : FUJI XEROX CO LTD  
(22)Date of filing : 15.04.1997 (72)Inventor : ISHIKAWA HIROYUKI

(54) IMAGE READER

(57)Abstract:

PROBLEM TO BE SOLVED: To read image information using the set signals of an optimum phase by selecting the one to be a high level among image signal levels obtained by respective set signals from the plural set signals of the different phases generated in a clock phase control means even when characteristic change due to the dispersion of a device and temperature fluctuation relating to clock generation is present.

SOLUTION: In an image signal storage means 24, plural image data corresponding to the sample-and-hold of the different phases at the time of fetching the images of the same light quantity by a white reference plate are stored. In a program processing by a CPU 25, from the plural image data corresponding to the sample-and-hold of the different phases stored in the image signal storage means 24, the one to be a highest output level is selected. At the time of the selection, single pixel data corresponding to respective clocks A, B and C can be turned to the image data under consideration or the respective plural pixel data corresponding to the respective clocks A, B and C can be turned to the image data under consideration.



decision of rejection]  
[Date of extinction of right]

Copyright (C): 1998,2000 Japanese Patent Office


LEGAL STATUS

[Date of request for examination]  
[Date of sending the examiner's decision of rejection]  
[Kind of final disposal of application other than the examiner's decision of rejection or application converted registration]  
[Date of final disposal for application]  
[Patent number]  
[Date of registration]  
[Number of appeal against examiner's decision of rejection]  
[Date of requesting appeal against examiner's






【図2】




クロック位相制御手段の構成例を示すブロック図

【図3】



出力波形と各クロックとの位相関係を示す図

【図4】



ホールドタイミングによる出力レベルの違いを示す図